J. K. Park, J. T. Kim, "A Cell Sizing Technique for Mitigating Logic Soft Errors in Gate-level Designs," Advances in Electrical and Computer Engineering, vol.13, no.4, pp.13-18, 2013, doi:10.4316/AECE.2013.04003
Citation Format:
AECE
Elsevier
Harvard
IEEE
Oxford
Springer
Wiley