Click to open the HelpDesk interface
AECE - Front page banner

Menu:


FACTS & FIGURES

JCR Impact Factor: 1.221
JCR 5-Year IF: 0.961
SCOPUS CiteScore: 2.5
Issues per year: 4
Current issue: Aug 2021
Next issue: Nov 2021
Avg review time: 88 days


PUBLISHER

Stefan cel Mare
University of Suceava
Faculty of Electrical Engineering and
Computer Science
13, Universitatii Street
Suceava - 720229
ROMANIA

Print ISSN: 1582-7445
Online ISSN: 1844-7600
WorldCat: 643243560
doi: 10.4316/AECE


TRAFFIC STATS

1,748,421 unique visits
579,656 downloads
Since November 1, 2009



Robots online now
SemanticScholar
PetalBot


SJR SCImago RANK

SCImago Journal & Country Rank




TEXT LINKS

Anycast DNS Hosting
MOST RECENT ISSUES

 Volume 21 (2021)
 
     »   Issue 3 / 2021
 
     »   Issue 2 / 2021
 
     »   Issue 1 / 2021
 
 
 Volume 20 (2020)
 
     »   Issue 4 / 2020
 
     »   Issue 3 / 2020
 
     »   Issue 2 / 2020
 
     »   Issue 1 / 2020
 
 
 Volume 19 (2019)
 
     »   Issue 4 / 2019
 
     »   Issue 3 / 2019
 
     »   Issue 2 / 2019
 
     »   Issue 1 / 2019
 
 
 Volume 18 (2018)
 
     »   Issue 4 / 2018
 
     »   Issue 3 / 2018
 
     »   Issue 2 / 2018
 
     »   Issue 1 / 2018
 
 
 Volume 17 (2017)
 
     »   Issue 4 / 2017
 
     »   Issue 3 / 2017
 
     »   Issue 2 / 2017
 
     »   Issue 1 / 2017
 
 
  View all issues  








LATEST NEWS

2021-Jun-30
Clarivate Analytics published the InCites Journal Citations Report for 2020. The InCites JCR Impact Factor of Advances in Electrical and Computer Engineering is 1.221 (1.053 without Journal self-cites), and the InCites JCR 5-Year Impact Factor is 0.961.

2021-Jun-06
SCOPUS published the CiteScore for 2020, computed by using an improved methodology, counting the citations received in 2017-2020 and dividing the sum by the number of papers published in the same time frame. The CiteScore of Advances in Electrical and Computer Engineering in 2020 is 2.5, better than all our previous results.

2021-Apr-15
Release of the v3 version of AECE Journal website. We moved to a new server and implemented the latest cryptographic protocols to assure better compatibility with the most recent browsers. Our website accepts now only TLS 1.2 and TLS 1.3 secure connections.

2020-Jun-29
Clarivate Analytics published the InCites Journal Citations Report for 2019. The InCites JCR Impact Factor of Advances in Electrical and Computer Engineering is 1.102 (1.023 without Journal self-cites), and the InCites JCR 5-Year Impact Factor is 0.734.

2020-Jun-11
Starting on the 15th of June 2020 we wiil introduce a new policy for reviewers. Reviewers who provide timely and substantial comments will receive a discount voucher entitling them to an APC reduction. Vouchers (worth of 25 EUR or 50 EUR, depending on the review quality) will be assigned to reviewers after the final decision of the reviewed paper is given. Vouchers issued to specific individuals are not transferable.

Read More »


    
 

  4/2020 - 3

Fault Tolerant Distributed Python Software Transactional Memory

POPOVIC, M. See more information about POPOVIC, M. on SCOPUS See more information about POPOVIC, M. on IEEExplore See more information about POPOVIC, M. on Web of Science, BASICEVIC, I. See more information about  BASICEVIC, I. on SCOPUS See more information about  BASICEVIC, I. on SCOPUS See more information about BASICEVIC, I. on Web of Science, DJUKIC, M. See more information about  DJUKIC, M. on SCOPUS See more information about  DJUKIC, M. on SCOPUS See more information about DJUKIC, M. on Web of Science, POPOVIC, M. See more information about POPOVIC, M. on SCOPUS See more information about POPOVIC, M. on SCOPUS See more information about POPOVIC, M. on Web of Science
 
View the paper record and citations in View the paper record and citations in Google Scholar
Click to see author's profile in See more information about the author on SCOPUS SCOPUS, See more information about the author on IEEE Xplore IEEE Xplore, See more information about the author on Web of Science Web of Science

Download PDF pdficon (1,217 KB) | Citation | Downloads: 331 | Views: 496

Author keywords
Internet of Things, embedded software, distributed computing, parallel programming, fault tolerance

References keywords
memory(29), transactional(28), distributed(23), software(18), systems(10), computing(9), kordic(8), python(7), romano(5), architecture(5)
Blue keywords are present in both the references section and the paper title.

About this article
Date of Publication: 2020-11-30
Volume 20, Issue 4, Year 2020, On page(s): 19 - 28
ISSN: 1582-7445, e-ISSN: 1844-7600
Digital Object Identifier: 10.4316/AECE.2020.04003
Web of Science Accession Number: 000594393400003
SCOPUS ID: 85098215196

Abstract
Quick view
Full text preview
Much of the previous research has been done on distributed software transactional memories targeting data centers in Internet clouds, which resulted in nondeterministic and nonrealtime middleware solutions mainly written in Java and C++. On the other hand, embedded systems based on the Internet of Things at the edge of the Internet, such as smart homes, cars, etc., need to operate in realtime, and should, therefore, be deterministic. In order to be smart, these systems use machine learning, and nowadays Python is becoming a leading language in this venue, too. This is the first paper that presents a distributed software transactional memory that is at the same time: (i) fault tolerant, (ii) deterministic, (iii) based on Python, and (iv) extended from a formally verified root. The presented solution consists of a pair of master-slave transaction coordinators and a set of replicated data servers and targets small-to-medium edge networks. Besides intelligent embedded systems, based on the Internet of Things, it can be also used in a wide range of application domains, from SCADA systems to large-scale simulations. The experimental results, presented in the paper, show a superlinear growth of the system throughput as the workload changes from write-only to read-only.


References | Cited By  «-- Click to see who has cited this paper

[1] M. Herlihy, J. E. B. Moss, "Transactional memory: architectural support for lockfree data structures," in Proc. 20th Annual International Symposium on Computer Architecture, pp. 289-300, 1993.
[CrossRef]


[2] J. R. Goodman, "Using cache memory to reduce processor-memory traffic," in Proc. of the 12th International Symposium on Computer Architecture, pp. 124-131, 1983.
[CrossRef]


[3] N. Shavit, D. Touitou, "Software transactional memory," in Proc. 14th ACM Symposium on Principles of Distributed Computing, pp. 204-213, 1995.
[CrossRef] [SCOPUS Times Cited 692]


[4] K. Manassiev, M. Mihailescu, and C. Amza, "Exploiting distributed version concurrency in a transactional memory cluster, " in Proc. 11th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 198-208, 2006.
[CrossRef] [SCOPUS Times Cited 80]


[5] C. Kotselidis, M. Ansari, K. Jarvis, M. Lujan, C. C. Kirkham, I. Watson, "DiSTM: A software transactional memory framework for clusters," in Proc. 37th International Conference on Parallel Processing, pp. 51-58, 2008.
[CrossRef] [SCOPUS Times Cited 72]


[6] C. Kotselidis, M. Ansari, K. Jarvis, M. Lujan, C. C. Kirkham, I. Watson, "Investigating software transactional memory on clusters," in Proc. 22nd International Parallel and Distributed Processing Symposium, pp. 1-6, 2008.
[CrossRef] [SCOPUS Times Cited 9]


[7] M. Couceiro, P. Romano, N. Carvalho, L. Rodrigues, "D2STM: Dependable distributed software transactional memory," in Proc. 15th Pacific Rim International Symposium on Dependable Computing, pp. 307-313, 2009.
[CrossRef] [Web of Science Times Cited 35] [SCOPUS Times Cited 83]


[8] J. Cachopo, A. Rito-Silva, "Versioned boxes as the basis for memory transactions," Science of Computer Programming, vol. 63, no. 2, pp. 172-185, 2006.
[CrossRef] [Web of Science Times Cited 52] [SCOPUS Times Cited 86]


[9] J. Cachopo, A. Rito-Silva, "Combining software transactional memory with a domain modeling language to simplify web application development," in Proc. 6th International Conference on Web Engineering, pp. 297-304, 2006.
[CrossRef] [SCOPUS Times Cited 13]


[10] P. Romano, N. Carvalho, L. Rodrigues, "Towards distributed software transactional memory systems," in Proc. 2nd Workshop on Large-Scale Distributed Systems and Middleware, pp. 1-4, 2008.
[CrossRef] [SCOPUS Times Cited 3]


[11] N. Carvalho, J. Cachopo, L. Rodrigues, A. Rito-Silva, "Versioned transactional shared memory for the FenixEDU web application," in Proc. 2nd Workshop on Dependable Distributed Data Management, pp. 15-18, 2008.
[CrossRef] [SCOPUS Times Cited 16]


[12] R. L. Bocchino, V. S. Adve, B. L. Chamberlain, "Software transactional memory for large scale clusters," in Proc. 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 247-258, 2008.
[CrossRef] [Web of Science Times Cited 49] [SCOPUS Times Cited 94]


[13] J. Kim, B. Ravindran, "Scheduling transactions in replicated distributed software transactional memory," in Proc. 13th IEEE/ACM Int'l Symposium on Cluster, Cloud and Grid Computing, pp. 227-234, 2013.
[CrossRef] [Web of Science Times Cited 8] [SCOPUS Times Cited 12]


[14] P. Romano, R. Palmieri, F. Quaglia, N. Carvalho, L. Rodrigues, "On speculative replication of transactional systems," Journal of Computer and System Sciences, vol. 80, no. 1, pp. 257-276, 2014.
[CrossRef] [Web of Science Times Cited 14] [SCOPUS Times Cited 19]


[15] M. M. Saad, B. Ravindran, "Snake: Control flow distributed software transactional memory," in Proc. Stabilization, Safety, and Security of Distributed Systems, pp. 238-252, 2011.
[CrossRef] [SCOPUS Times Cited 9]


[16] M. Herlihy, Y. Sun, "Distributed transactional memory for metric-space networks," Distributed Computing, vol. 20, no. 3, pp. 195-208, 2007.
[CrossRef] [Web of Science Times Cited 42] [SCOPUS Times Cited 58]


[17] G. Sharma and C. Busch, "Distributed transactional memory for general networks," Distributed Computing, vol. 27, no. 5, pp. 329-362, 2014.
[CrossRef] [Web of Science Times Cited 10] [SCOPUS Times Cited 14]


[18] B. Zhang, B. Ravindran, R. Palmieri, "Distributed transactional contention management as the traveling salesman problem," in Proc. Structural Information and Communication Complexity, pp. 54-67, 2014.
[CrossRef] [SCOPUS Times Cited 9]


[19] C. Busch, M. Herlihy, M. Popovic, G. Sharma, "Fast scheduling in distributed transactional memory," in Proc. Symposium on Parallelism in Algorithms and Architectures, pp. 173-182, 2017.
[CrossRef] [Web of Science Times Cited 4] [SCOPUS Times Cited 5]


[20] C. Busch, M. Herlihy, M. Popovic, G. Sharma, "Time-communication impossibility results for distributed transactional memory," Distributed Computing, vol. 31, no. 6, pp. 471-487, 2018.
[CrossRef] [Web of Science Times Cited 4] [SCOPUS Times Cited 4]


[21] D. Hendler, A. Naiman, S. Peluso, F. Quaglia, P. Romano, A. Suissa, "Exploiting locality in lease-based replicated transactional memory via task migration," in Proc. International Symposium on Distributed Computing, pp. 121-133, 2013.
[CrossRef] [SCOPUS Times Cited 12]


[22] R. Palmieri, S. Peluso, B. Ravindran, "Transaction execution models in partially replicated transactional memory: The case for data-flow and control-flow," in: R. Guerraoui, P. Romano (Eds.) Transactional Memory - Foundations, Algorithms, Tools, and Applications, LNCS, vol. 8913, Springer, pp. 341-366. 2015.
[CrossRef] [SCOPUS Times Cited 6]


[23] S. Bagchi, M.-B. Siddiqui, P. Wood, H. Zhang, "Dependability in Edge Computing," Communications of ACM, vol. 63, no. 1, pp. 59-66, 2020.
[CrossRef] [Web of Science Times Cited 9] [SCOPUS Times Cited 12]


[24] K. Gilly, S. Filiposka, A. Mishev "Supporting Location Transparent Services in a Mobile Edge Computing Environment," Advances in Electrical and Computer Engineering, vol. 18, no. 4, pp. 11-22, 2018.
[CrossRef] [Full Text] [Web of Science Times Cited 5] [SCOPUS Times Cited 5]


[25] M. Popovic, B. Kordic, "PSTM: Python Software Transactional Memory," in Proc. 22nd IEEE Telecommunications Forum, pp. 1106-1109, 2014.
[CrossRef] [SCOPUS Times Cited 22]


[26] A. Liu, H. Zhu, M. Popovic, S. Xiang, L. Zhang, "Formal Analysis and Verification of the PSTM Architecture Using CSP", The Journal of Systems and Software, vol. 165, 2020.
[CrossRef] [Web of Science Times Cited 2] [SCOPUS Times Cited 4]


[27] B. Kordic, M. Popovic, S. Ghilezan, "Formal verification of python software transactional memory based on timed automata", Acta Polytechnica Hungarica, Journal of Applied Sciences, vol. 16, no. 7, pp. 197-216, 2019.
[CrossRef] [Web of Science Times Cited 2] [SCOPUS Times Cited 4]


[28] M. Popovic, M. Popovic, S. Ghilezan, B. Kordic, "Formal verification of python software transactional memory serializability based on the push/pull semantic model," in Proc. 6th Conference on the Engineering of Computer Based Systems, Article No. 6, pp. 1-8, 2019.
[CrossRef] [Web of Science Record] [SCOPUS Times Cited 3]


[29] M. Popovic, B. Kordic, M. Popovic, I. Basicevic, "Online algorithms for scheduling transactions on python software transactional memory," Serbian Journal of Electrical Engineering, vol. 16, no. 1, pp. 85-104, 2019.
[CrossRef] [SCOPUS Times Cited 5]


[30] C. Xu, X. Wu, H. Zhu, M. Popovic, „modeling and verifying transaction scheduling for software transactional memory using CSP," in Proc. 13th Theoretical Aspects of Software Engineering Symposium, pp. 240-247, 2019.
[CrossRef] [Web of Science Times Cited 3] [SCOPUS Times Cited 4]


[31] M. Popovic, B. Kordic, M. Popovic, I. Basicevic, "A solution of concurrent queue on local and distributed python STM," Telfor Journal, vol. 11, no. 1, pp. 64-69, 2019.
[CrossRef] [SCOPUS Times Cited 3]


[32] M. Popovic, M. Popovic, B. Kordic, I. Basicevic, "A solution of python distributed stm based on data replication," in Proc. 27th IEEE Telecommunications Forum, pp. 1-4, 2019.
[CrossRef] [SCOPUS Times Cited 1]


[33] M. van Steen, A.S. Tanenbaum, Distributed Systems, 3rd edition, Published by Maarten van Steen, pp. 355-421, 2017.

[34] W. Vogels, "Eventually consistent," Communications of the ACM, vol. 52, no. 1, pp. 40-44, 2009.
[CrossRef] [Web of Science Times Cited 280] [SCOPUS Times Cited 481]


[35] D.J. Abadi, J.M. Faleiro, "An overview of deterministic database systems," Communications of the ACM, vol. 81, no. 9, pp. 78-88, 2018.
[CrossRef] [Web of Science Times Cited 5] [SCOPUS Times Cited 9]


[36] M. Popovic, M. Popovic, S. Ghilezan, B. Kordic, "Formal Verification of local and distributed python software transactional memory," Revue Roumaine des Sciences Techniques. Ser. Electrotechnique et Energetique, vol. 64, no. 4, pp. 423-428, 2019.

[37] E. Nan, U. Radosavac, M. Matic, I. Stefanovic, I. Papp and M. Antic, "One solution for voice enabled smart home automation system," in Proc. IEEE 7th International Conference on Consumer Electronics - Berlin, pp. 132-133, 2017.
[CrossRef] [SCOPUS Times Cited 3]


[38] E. Nan, U. Radosavac, I. Papp and M. Antic, "Architecture of voice control module for smart home automation cloud," in Proc. IEEE 7th International Conference on Consumer Electronics - Berlin, pp. 97-98, 2017.
[CrossRef] [SCOPUS Times Cited 2]


[39] B. Kordic, M. Popovic, M. Popovic, M. Goldstein, M. Amitay, D. Dayan, "A protein structure prediction program architecture based on a software transactional memory," in Proc. 6th Conference on the Engineering of Computer Based Systems, Article No. 1, pp. 1-9, 2019.
[CrossRef] [Web of Science Times Cited 1] [SCOPUS Times Cited 2]


[40] P. Hunt, M. Konar, F. P. Junqueira, B. Reed, "ZooKeeper: wait-free coordination for internet-scale systems," in Proc. of the 2010 USENIX conference on USENIX annual technical conference, pp. 145-158, 2010.

[41] L. Martinovic, D. Capko, A. Erdeljan, "Load balancing of large distribution network model calculations," Advances in Electrical and Computer Engineering, vol. 17, no. 4, pp. 11-18, 2017.
[CrossRef] [Full Text] [Web of Science Times Cited 2] [SCOPUS Times Cited 2]


[42] S. Gilbert, N. Lynch, "Brewer's conjecture and the feasibility of consistent, available, partition-tolerant web services," ACM SIGACT News, vol. 33, no. 2, pp. 51-59, 2002.
[CrossRef]




References Weight

Web of Science® Citations for all references: 527 TCR
SCOPUS® Citations for all references: 1,858 TCR

Web of Science® Average Citations per reference: 12 ACR
SCOPUS® Average Citations per reference: 43 ACR

TCR = Total Citations for References / ACR = Average Citations per Reference

We introduced in 2010 - for the first time in scientific publishing, the term "References Weight", as a quantitative indication of the quality ... Read more

Citations for references updated on 2021-10-17 14:38 in 241 seconds.




Note1: Web of Science® is a registered trademark of Clarivate Analytics.
Note2: SCOPUS® is a registered trademark of Elsevier B.V.
Disclaimer: All queries to the respective databases were made by using the DOI record of every reference (where available). Due to technical problems beyond our control, the information is not always accurate. Please use the CrossRef link to visit the respective publisher site.

Copyright ©2001-2021
Faculty of Electrical Engineering and Computer Science
Stefan cel Mare University of Suceava, Romania


All rights reserved: Advances in Electrical and Computer Engineering is a registered trademark of the Stefan cel Mare University of Suceava. No part of this publication may be reproduced, stored in a retrieval system, photocopied, recorded or archived, without the written permission from the Editor. When authors submit their papers for publication, they agree that the copyright for their article be transferred to the Faculty of Electrical Engineering and Computer Science, Stefan cel Mare University of Suceava, Romania, if and only if the articles are accepted for publication. The copyright covers the exclusive rights to reproduce and distribute the article, including reprints and translations.

Permission for other use: The copyright owner's consent does not extend to copying for general distribution, for promotion, for creating new works, or for resale. Specific written permission must be obtained from the Editor for such copying. Direct linking to files hosted on this website is strictly prohibited.

Disclaimer: Whilst every effort is made by the publishers and editorial board to see that no inaccurate or misleading data, opinions or statements appear in this journal, they wish to make it clear that all information and opinions formulated in the articles, as well as linguistic accuracy, are the sole responsibility of the author.




Website loading speed and performance optimization powered by: