J. Wang, Y. Li, H. Li, "A Performance Analytical Strategy for Network-on-Chip Router with Input Buffer Architecture," Advances in Electrical and Computer Engineering, vol.12, no.4, pp.19-24, 2012, doi:10.4316/AECE.2012.04003
Citation Format:
AECE
Elsevier
Harvard
IEEE
Oxford
Springer
Wiley