M. Milic, "Tuning Logic Simulator for Estimation of VLSI Timing Degradation under Aging," Advances in Electrical and Computer Engineering, vol.19, no.3, pp.75-82, 2019, doi:10.4316/AECE.2019.03009
Citation Format:
AECE
Elsevier
Harvard
IEEE
Oxford
Springer
Wiley