| 3/2024 - 4 |
MINI Logic 1-Bit Adder: A Comparison with Hybrid NMOS-Memristor-Logic Styles Using Ta2O5/Al2O3 Based RRAM DeviceNITHYA, N.   , PARAMASIVAM, K. |
Extra paper information in    |
| Click to see author's profile in SCOPUS, IEEE Xplore, Web of Science |
Download PDF  (4,100 KB) | Citation | Downloads: 302 | Views: 374 |
Author keywords
adder, CMOS, logic circuits, memristor, thin film devices
References keywords
logic(20), memristor(14), memory(10), cmos(9), circuits(9), systems(7), full(6), design(6), adder(6), electronics(5)
Blue keywords are present in both the references section and the paper title.
About this article
Date of Publication: 2024-08-31
Volume 24, Issue 3, Year 2024, On page(s): 33 - 44
ISSN: 1582-7445, e-ISSN: 1844-7600
Digital Object Identifier: 10.4316/AECE.2024.03004
Web of Science Accession Number: 001306111400004
SCOPUS ID: 85203017771
Abstract
This study addresses the demand for more efficient logic circuits by focusing on reducing area, power consumption, and delay. As conventional CMOS technology faces scaling and efficiency limitations, integrating emerging memory technologies like Resistive Random Access Memory (RRAM), also known as memristor, offers a promising solution. By replacing conventional PMOS transistors with memristors in CMOS logic, the study leverages the high-off resistance and low-voltage operation of RRAM devices to develop more compact and energy-efficient circuits. The proposed RRAM device is a Metal-Insulator-Metal structure fabricated with Platinum electrodes, Aluminum Oxide and Tantalum Pentoxide insulator layers. It operates with set and reset voltages of 1 V, and its current-voltage characteristics were theoretically modeled using the VTEAM model. A Memristor-based Imply and N-Imply(MINI) logic approach is introduced for XNOR, XOR and 2X1 Multiplexer designs and compared with three other hybrid NMOS-Memristor logics. Implementing 36 different 1-bit adder circuits in the Cadence Virtuoso 45 nm technology, the study evaluates area efficiency, power consumption, and delay. Results show that the memristor-based MINI logic designs are more area and power-efficient than traditional CMOS-based full adders and various optimized CMOS and memristor-based logics. This research underscores the potential of the proposed RRAM device integration in advanced hybrid logic design. |
| References | | | Cited By «-- Click to see who has cited this paper |
| [1] Y. V. Pershin, M. DiVentra, "Memory effects in complex materials and nanoscale systems," Advances in Physics, vol. 60, no. 2, pp. 145-227, Feb. 2011. [CrossRef] [Web of Science Times Cited 602] [SCOPUS Times Cited 647] [2] F. Zahoor, F. A. Hussin, U. B. Isyaku, S. Gupta, F. Ahmad Khanday, A. Chattopadhyay, H. Abbas, "Resistive random-access memory: Introduction to device mechanism, materials and application to neuromorphic computing," Discover Nano, vol. 18, no. 1, pp. 36-84, Mar. 2023. [CrossRef] [Web of Science Times Cited 22] [SCOPUS Times Cited 22] [3] V. Gupta, S. Kapur, S. Saurabh, A. Grover, "Resistive random access memory: A review of device challenges," IETE Technical Review, vol. 37, no. 4, pp. 377-390, Apr. 2020. [CrossRef] [Web of Science Times Cited 63] [SCOPUS Times Cited 73] [4] F. Zahoor, T. Z. A. Zulkifli, F. A. Khanday, "Resistive random access memory (RRAM): An overview of materials, switching mechanism, performance, multilevel cell (MLC) storage, modeling, and applications," Nanoscale Research Letters, vol. 15, no. 1, pp. 90-115, Apr. 2020. [CrossRef] [Web of Science Times Cited 508] [SCOPUS Times Cited 552] [5] D. J. Frank, R. H. Dennard, E. Nowak, P. M. Solomon, Y. Taur, H. S. P. Wong, "Device scaling limits of Si MOSFETs and their application dependencies," Proc. IEEE, vol. 89, no. 3, pp. 259-288, Mar. 2001. [CrossRef] [Web of Science Times Cited 1081] [SCOPUS Times Cited 1302] [6] S. Maheshwari, J. Wang, A. Serb, Y. Pan, A. Mifsud, L. B. Leene, J. Shen, C. Papavassiliou, T. G. Constandinou, T. Prodromakis, "Design flow for hybrid CMOS/Memristor systems Part II: Circuit schematics and layout," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 68, no. 12, pp. 4876 -4888, Dec. 2021. [CrossRef] [Web of Science Times Cited 4] [SCOPUS Times Cited 5] [7] L. Benatti, T. Zanotti, P. Pavan, F. M. Puglisi, "Ultra-low power logic in memory with commercial grade memristors and FPGA-based smart-IMPLY architecture," Microelectronic Engineering, vol. 280, pp. 112062-112072, Aug. 2023. [CrossRef] [Web of Science Times Cited 4] [SCOPUS Times Cited 4] [8] A. Chakraborty, P. S. Gupta, R. Singh, R. Das, H. Rahaman, "BDD-based synthesis approach for in-memory logic realization utilizing Memristor Aided loGIC (MAGIC)," Integration, vol. 81, pp. 254-267, Nov. 2021. [CrossRef] [Web of Science Times Cited 3] [SCOPUS Times Cited 3] [9] A. Chakraborty, V. Saurabh, P. S. Gupta, R. Kumar, S. Majumdar, S. Das, H. Rahaman, "In-memory designing of Delay and Toggle flip-flops utilizing Memristor Aided loGIC (MAGIC)," Integration, vol. 66, pp. 24-34, May 2019. [CrossRef] [Web of Science Times Cited 8] [SCOPUS Times Cited 8] [10] L. Luo, Z. Dong, X. Hu, L. Wang, S. Duan, "Nonvolatile Boolean logic in the one-transistor-one-memristorcrossbar array for reconfigurable logic computing," AEU - International Journal of Electronics and Communications, vol. 129, pp. 153542-153554, Nov. 2021. [CrossRef] [Web of Science Times Cited 12] [SCOPUS Times Cited 12] [11] S. Guitarra, R. Taco, M. Gavilanez, J. Yépez, U. Espinoza, "Assessment of a universal logic gate and a full adder circuit based on CMOS-memristor technology," Solid-State Electronics, vol. 207, pp. 108704-108707, Sep. 2023. [CrossRef] [Web of Science Times Cited 2] [SCOPUS Times Cited 2] [12] A. K. Maan, D. A. Jayadevi, A. P. James, "A survey of memristive threshold logic circuits," IEEE Transactions on Neural Networks and Learning Systems, vol. 28, pp. 1734-1746, Aug. 2017. [CrossRef] [Web of Science Times Cited 97] [SCOPUS Times Cited 106] [13] S. W. Han, M. W. Shin, "Al2O3 interfacial layer derived hybrid conductive filament for the reliability enhancement of Ta2O5-based resistive random access memory," Journal of Alloys and Compounds vol. 960, pp.170902-170909, Oct. 2023. [CrossRef] [Web of Science Times Cited 5] [SCOPUS Times Cited 6] [14] W. Wang, F. Yin, H. Niu, Y. Li, E. S. Kim, N. Y. Kim, "Tantalum pentoxide (Ta2O5 and Ta2O5-x)-based memristor for photonic in-memory computing application," Nano Energy, vol.106, pp.108072-108083, Feb. 2023. [CrossRef] [Web of Science Times Cited 37] [SCOPUS Times Cited 38] [15] S. Kvatinsky, M. Ramadan, E. G. Friedman, A. Kolodny, "VTEAM: A general model for voltage-controlled memristors," IEEE Trans. Circuits Syst. II Express Briefs., vol.62, no.8, pp.786-790, May 2015. [CrossRef] [Web of Science Times Cited 566] [SCOPUS Times Cited 670] [16] J. Ryu, F. Hussain, C. Mahata, M. Ismail, Y. Abbas, M. Kim, C. Choi, B. Park, S. Kim, "Filamentary and interface switching of CMOS-compatible Ta2O5 memristor for non-volatile memory and synaptic devices," Applied Surface Science, vol. 529, pp. 147167-147173, Nov. 2020. [CrossRef] [Web of Science Times Cited 49] [SCOPUS Times Cited 49] [17] N. S. Soliman, M. E. Fouda, A. G. Radwan, "Memristor-CNTFET based ternary logic gates," Microelectronics Journal, vol. 72, pp. 74-85, Feb. 2018. [CrossRef] [18] G. Liu, S. Shen, P. Jin, G. Wang, Y. Liang "Design of memristor-based combinational logic circuits," Circuits Syst Signal Process., vol.40, pp. 5825-5846 , June 2021. [CrossRef] [Web of Science Times Cited 27] [SCOPUS Times Cited 32] [19] Cadence Design Systems, Inc., "Cadence software," 2024 [20] M. Hasan, A. Siddique, A. Mondol, M. Hossain, H. Zaman, S. Islam, "Comprehensive study of 1-Bit full adder cells: Review, performance comparison and scalability analysis," SN Applied Sciences, vol. 3, pp. 644-658, May 2021. [CrossRef] [Web of Science Times Cited 13] [SCOPUS Times Cited 31] [21] R. Zimmerman, W. Fichtner, "Low-power logic styles: CMOS versus pass-transistor logic," IEEE Journal of Solid State Circuits, vol. 32, no. 7, pp. 1079-1090, Jul. 1997. [CrossRef] [SCOPUS Times Cited 2] [22] N. H. E Weste, D. M Harris, "CMOS VLSI design: A circuits and systems perspective," pp. 349-356, Addison-Wesley, Boston, MA,2012 [23] M. Vesterbacka, "A 14-transistor CMOS full adder with full voltage-swing nodes," 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461), Taipei, Taiwan, pp. 713-722, Oct. 1999. [CrossRef] [24] M. Khalid, S. Mukhtar, M. J. Siddique, "Memristor based full adder circuit for better performance," Transactions on Electrical and Electronics Materials, vol. 20, pp. 403-410, Aug. 2019. [CrossRef] [Web of Science Times Cited 17] [SCOPUS Times Cited 20] [25] T. Singh, "Hybrid Memristor-CMOS (MeMOS) based logic gates and adder circuits," arXiv [cs.ET], vol.1506, pp. 1-11, Jun. 2015. [CrossRef] [26] X. Yang, A. Adeyemo, A. Bala, A. Jabir, "Novel techniques for memristive multifunction logic design," Integration, vol. 65, pp. 219-230, Mar. 2019. [CrossRef] [Web of Science Times Cited 7] [SCOPUS Times Cited 9] [27] X. Wang, R. Yang, Q. Chen, Z. Zeng, "An improved memristor-CMOS XOR logic gate and a novel full adder," Ninth International Conference on Advanced Computational Intelligence (ICACI), Doha, Qatar, pp. 7-11, Jul. 2017. [CrossRef] [SCOPUS Times Cited 14] [28] S. S. Ghodke, S. Kumar, S. Yadav, S. Mukerjee, "Combinational logic circuits based on a power- and area-efficient memristor with low variability," Journal of Computational Electronics, vol. 1572, pp. 131-141, Dec. 2023. [CrossRef] [Web of Science Times Cited 2] [SCOPUS Times Cited 2] [29] K. Cho, S. Lee, K. Eshraghian, "Memristor-CMOS logic and digital computational components," Microelectronics Journal, vol. 46, no. 3, pp. 214-220, Mar. 2015. [CrossRef] [Web of Science Times Cited 47] [SCOPUS Times Cited 57] [30] L. Xiaojuan, S. Chuanyang, T. Zeheng, "Realization of complete boolean logic and combinational logic functionalities on a memristor-based universal logic circuit," Chinese Journal of Electronics, vol. 33, no. 4, pp. 1-10, Apr. 2024. [CrossRef] Web of Science® Citations for all references: 3,176 TCR SCOPUS® Citations for all references: 3,666 TCR Web of Science® Average Citations per reference: 102 ACR SCOPUS® Average Citations per reference: 118 ACR TCR = Total Citations for References / ACR = Average Citations per Reference We introduced in 2010 - for the first time in scientific publishing, the term "References Weight", as a quantitative indication of the quality ... Read more Citations for references updated on 2024-11-16 10:28 in 188 seconds. Note1: Web of Science® is a registered trademark of Clarivate Analytics. Note2: SCOPUS® is a registered trademark of Elsevier B.V. Disclaimer: All queries to the respective databases were made by using the DOI record of every reference (where available). Due to technical problems beyond our control, the information is not always accurate. Please use the CrossRef link to visit the respective publisher site. |
Copyright ©2001-2024
Faculty of Electrical Engineering and Computer Science
Stefan cel Mare University of Suceava, Romania
All rights reserved: Advances in Electrical and Computer Engineering is a registered trademark of the Stefan cel Mare University of Suceava. No part of this publication may be reproduced, stored in a retrieval system, photocopied, recorded or archived, without the written permission from the Editor. When authors submit their papers for publication, they agree that the copyright for their article be transferred to the Faculty of Electrical Engineering and Computer Science, Stefan cel Mare University of Suceava, Romania, if and only if the articles are accepted for publication. The copyright covers the exclusive rights to reproduce and distribute the article, including reprints and translations.
Permission for other use: The copyright owner's consent does not extend to copying for general distribution, for promotion, for creating new works, or for resale. Specific written permission must be obtained from the Editor for such copying. Direct linking to files hosted on this website is strictly prohibited.
Disclaimer: Whilst every effort is made by the publishers and editorial board to see that no inaccurate or misleading data, opinions or statements appear in this journal, they wish to make it clear that all information and opinions formulated in the articles, as well as linguistic accuracy, are the sole responsibility of the author.
Faculty of Electrical Engineering and Computer Science
Stefan cel Mare University of Suceava, Romania
All rights reserved: Advances in Electrical and Computer Engineering is a registered trademark of the Stefan cel Mare University of Suceava. No part of this publication may be reproduced, stored in a retrieval system, photocopied, recorded or archived, without the written permission from the Editor. When authors submit their papers for publication, they agree that the copyright for their article be transferred to the Faculty of Electrical Engineering and Computer Science, Stefan cel Mare University of Suceava, Romania, if and only if the articles are accepted for publication. The copyright covers the exclusive rights to reproduce and distribute the article, including reprints and translations.
Permission for other use: The copyright owner's consent does not extend to copying for general distribution, for promotion, for creating new works, or for resale. Specific written permission must be obtained from the Editor for such copying. Direct linking to files hosted on this website is strictly prohibited.
Disclaimer: Whilst every effort is made by the publishers and editorial board to see that no inaccurate or misleading data, opinions or statements appear in this journal, they wish to make it clear that all information and opinions formulated in the articles, as well as linguistic accuracy, are the sole responsibility of the author.
