|4/2013 - 3|
A Cell Sizing Technique for Mitigating Logic Soft Errors in Gate-level DesignsPARK, J. K. , KIM, J. T.
|View the paper record and citations in|
|Click to see author's profile in SCOPUS, IEEE Xplore, Web of Science|
|Download PDF (846 KB) | Citation | Downloads: 510 | Views: 3,220|
single event transient, soft error, soft error mitigation, gate-level, gate sizing, cell sizing
soft(16), error(15), design(9), circuits(6), combinational(5), analysis(5), systems(4), rate(4), logic(4), designs(4)
Blue keywords are present in both the references section and the paper title.
About this article
Date of Publication: 2013-11-30
Volume 13, Issue 4, Year 2013, On page(s): 13 - 18
ISSN: 1582-7445, e-ISSN: 1844-7600
Digital Object Identifier: 10.4316/AECE.2013.04003
Web of Science Accession Number: 000331461300003
SCOPUS ID: 84890160731
The effect of logic soft errors on the degradation of the reliability becomes more crucial in the case of nano-meter semiconductor designs. Several hardening techniques have been reported from the transistor- to system-level. In order to suppress the single event transients originating from logic gates, this paper presents an improved heuristic search utilizing the gate-sizing technique. The algorithm re-orders the gate-traversal to maintain the reduced soft error rates of the preceding logic gates. The preferential candidates for the two successive algorithms are the logic gates near the primary outputs and flip-flops, rather than those of the higher portions of block soft error rate. The proposed technique reduces the logic soft error rate by more than 60% compared to the existing method in 45nm CMOS cell designs.
|References|||||Cited By «-- Click to see who has cited this paper|
| A. Dixit and A. Wood, "The Impact of New Technology on Soft Error Rates," IEEE Int. Reliability Physics Symposium, pp.5B4.1-5B4.7, 2011. |
[CrossRef] [SCOPUS Times Cited 202]
 E. Ibe, H. Taniguchi, Y. Yahagi, K. Shimbo and T. Toba, "Impact of Scaling on Neutron-Induced Soft Error in SRAMs From a 250 nm to a 22 nm Design Rule," IEEE Trans. On Electron Devices, Vol.57, No.7, pp.1527-1537, 2010.
[CrossRef] [Web of Science Times Cited 265] [SCOPUS Times Cited 334]
 C. Slayman, "Soft error trends and mitigation techniques in memory devices," proc. of Reliability and Maintainability Symposium, pp.1-5, 2011.
[CrossRef] [SCOPUS Times Cited 31]
 J. L. Leray, "Effects of atmospheric neutrons on devices, at sea level and in avionics embedded systems," Microelectronics Reliability, Vol.47 pp.1827-1835, 2007.
 W. Sootkaneung, K. K. Saluja, "Soft error reduction through gate input dependent weighted sizing in combinational circuits," proc. of Int. Symposium on Quality Electronic Design, pp.1-8, 2011.
[CrossRef] [SCOPUS Times Cited 12]
 L. Xiao, W. Sheng and Z. Mao, "Soft error optimization of standard cell circuits based on gate sizing and multi-objective genetic algorithm," proc. of Design Automation Conference, pp.502-507, 2009.
 J. K. Park and J. T. Kim, "A soft error mitigation technique for constrained gate-level designs," IEICE Electronics Express, Vol.5, No.18, pp.698-704, 2008.
 N. M. Zivanov and D. Marculescu, "MARS-C: Modeling and Reduction of Soft Errors in Combinational Circuits," proc. of Design Automation Conference, pp.767-772, 2006.
 Q. Zhou and K. Mohanram, "Cost-Effective Radiation Hardening Technique for Combinational Logic," Int. conf. on Computer Aided Design, 2004.
[CrossRef] [Web of Science Times Cited 57]
 H. Asadi and M. Tahoori, "Soft error hardening for logic-level designs," proc. of ISCAS, 2006.
 Y. S. Dhillon, A. U. Diril, A. Chatterjee, A. D. Singh, "Analysis and Optimization of Nanometer CMOS Circuits for Soft-Error Tolerance," IEEE Trans. on Very Large Scale Integration Systems Vol.14, No.5, pp.514-524, 2006.
[CrossRef] [Web of Science Times Cited 54] [SCOPUS Times Cited 71]
 W. Kai-Chiang and D. Marculescu, "soft error rate reduction using redundancy addition and removal," proc. of ASPDAC, pp.559-564, 2008.
[CrossRef] [SCOPUS Times Cited 24]
 J. K. Park, H. S. Choi and J. T. Kim, "A Soft Error Analysis Tool for High-Speed Digital Designs," proc. of 2nd Int. conf. on Ubiquitous Information Management and Communication, pp.280-282, 2008.
 R. R. Rao, K. Chopra and D. T. Blaauw, "Computing the Soft Error Rate of a Combinational Logic Circuit Using Parameterized Descriptors," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems Vol.26, No.3, 2007.
[CrossRef] [Web of Science Times Cited 74] [SCOPUS Times Cited 89]
 B. Zhang, W. Wang and M. Orshansky, "FASER: Fast Analysis of Soft Error Susceptibility for Cell-Based Designs," 7th Int. Symposium on Quality Electronic Design, pp.755-760, 2006.
[CrossRef] [SCOPUS Times Cited 141]
 NANGATE, 45nm Open Cell Library 4th Release, 2009. [Online]. Available: http://www.nangate.com.
 P. Hazucha and C. Svensson, "Impact of CMOS technology scaling on the atmospheric neutron soft error rate," IEEE Trans. on Nuclear Science, Vol.47, No.6, pp. 2586-2594, 2000.
[CrossRef] [Web of Science Times Cited 348] [SCOPUS Times Cited 433]
 M. Zhang and N. R. Shanbhag, "Soft-Error-Rate-Analysis (SERA) Methodology," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol.25, No.10, pp.2140-2155, 2006.
[CrossRef] [Web of Science Times Cited 87] [SCOPUS Times Cited 106]
 J. F. Ziegler, "Terrestrial cosmic rays," IBM J., Vol.40, No.1, pp.19-39, 1996.
 R. Rajaraman, J. S. Kim, N. Vijaykarishnan, Y. Xie and M. J. Irwin, "SEAT-LA: A Soft Error Analysis Tool for Combinational Logic," Proc. of 19th Int. Conf. on VLSI Design, pp.499-502, 2006.
[CrossRef] [SCOPUS Times Cited 141]
Web of Science® Citations for all references: 885 TCR
SCOPUS® Citations for all references: 1,584 TCR
Web of Science® Average Citations per reference: 42 ACR
SCOPUS® Average Citations per reference: 75 ACR
TCR = Total Citations for References / ACR = Average Citations per Reference
We introduced in 2010 - for the first time in scientific publishing, the term "References Weight", as a quantitative indication of the quality ... Read more
Citations for references updated on 2021-09-15 16:10 in 84 seconds.
Note1: Web of Science® is a registered trademark of Clarivate Analytics.
Note2: SCOPUS® is a registered trademark of Elsevier B.V.
Disclaimer: All queries to the respective databases were made by using the DOI record of every reference (where available). Due to technical problems beyond our control, the information is not always accurate. Please use the CrossRef link to visit the respective publisher site.
Faculty of Electrical Engineering and Computer Science
Stefan cel Mare University of Suceava, Romania
All rights reserved: Advances in Electrical and Computer Engineering is a registered trademark of the Stefan cel Mare University of Suceava. No part of this publication may be reproduced, stored in a retrieval system, photocopied, recorded or archived, without the written permission from the Editor. When authors submit their papers for publication, they agree that the copyright for their article be transferred to the Faculty of Electrical Engineering and Computer Science, Stefan cel Mare University of Suceava, Romania, if and only if the articles are accepted for publication. The copyright covers the exclusive rights to reproduce and distribute the article, including reprints and translations.
Permission for other use: The copyright owner's consent does not extend to copying for general distribution, for promotion, for creating new works, or for resale. Specific written permission must be obtained from the Editor for such copying. Direct linking to files hosted on this website is strictly prohibited.
Disclaimer: Whilst every effort is made by the publishers and editorial board to see that no inaccurate or misleading data, opinions or statements appear in this journal, they wish to make it clear that all information and opinions formulated in the articles, as well as linguistic accuracy, are the sole responsibility of the author.