Click to open the HelpDesk interface
AECE - Front page banner

Menu:


FACTS & FIGURES

JCR Impact Factor: 1.221
JCR 5-Year IF: 0.961
SCOPUS CiteScore: 2.5
Issues per year: 4
Current issue: Aug 2021
Next issue: Nov 2021
Avg review time: 88 days


PUBLISHER

Stefan cel Mare
University of Suceava
Faculty of Electrical Engineering and
Computer Science
13, Universitatii Street
Suceava - 720229
ROMANIA

Print ISSN: 1582-7445
Online ISSN: 1844-7600
WorldCat: 643243560
doi: 10.4316/AECE


TRAFFIC STATS

1,776,502 unique visits
596,918 downloads
Since November 1, 2009



Robots online now
PetalBot


SJR SCImago RANK

SCImago Journal & Country Rank




TEXT LINKS

Anycast DNS Hosting
MOST RECENT ISSUES

 Volume 21 (2021)
 
     »   Issue 3 / 2021
 
     »   Issue 2 / 2021
 
     »   Issue 1 / 2021
 
 
 Volume 20 (2020)
 
     »   Issue 4 / 2020
 
     »   Issue 3 / 2020
 
     »   Issue 2 / 2020
 
     »   Issue 1 / 2020
 
 
 Volume 19 (2019)
 
     »   Issue 4 / 2019
 
     »   Issue 3 / 2019
 
     »   Issue 2 / 2019
 
     »   Issue 1 / 2019
 
 
 Volume 18 (2018)
 
     »   Issue 4 / 2018
 
     »   Issue 3 / 2018
 
     »   Issue 2 / 2018
 
     »   Issue 1 / 2018
 
 
 Volume 17 (2017)
 
     »   Issue 4 / 2017
 
     »   Issue 3 / 2017
 
     »   Issue 2 / 2017
 
     »   Issue 1 / 2017
 
 
  View all issues  








LATEST NEWS

2021-Jun-30
Clarivate Analytics published the InCites Journal Citations Report for 2020. The InCites JCR Impact Factor of Advances in Electrical and Computer Engineering is 1.221 (1.053 without Journal self-cites), and the InCites JCR 5-Year Impact Factor is 0.961.

2021-Jun-06
SCOPUS published the CiteScore for 2020, computed by using an improved methodology, counting the citations received in 2017-2020 and dividing the sum by the number of papers published in the same time frame. The CiteScore of Advances in Electrical and Computer Engineering in 2020 is 2.5, better than all our previous results.

2021-Apr-15
Release of the v3 version of AECE Journal website. We moved to a new server and implemented the latest cryptographic protocols to assure better compatibility with the most recent browsers. Our website accepts now only TLS 1.2 and TLS 1.3 secure connections.

2020-Jun-29
Clarivate Analytics published the InCites Journal Citations Report for 2019. The InCites JCR Impact Factor of Advances in Electrical and Computer Engineering is 1.102 (1.023 without Journal self-cites), and the InCites JCR 5-Year Impact Factor is 0.734.

2020-Jun-11
Starting on the 15th of June 2020 we wiil introduce a new policy for reviewers. Reviewers who provide timely and substantial comments will receive a discount voucher entitling them to an APC reduction. Vouchers (worth of 25 EUR or 50 EUR, depending on the review quality) will be assigned to reviewers after the final decision of the reviewed paper is given. Vouchers issued to specific individuals are not transferable.

Read More »


    
 

  2/2014 - 10

Pipelined Error-detecting Codes in FPGA Testing

BREKHOV, O. See more information about BREKHOV, O. on SCOPUS See more information about BREKHOV, O. on IEEExplore See more information about BREKHOV, O. on Web of Science, RATNIKOV, M. See more information about RATNIKOV, M. on SCOPUS See more information about RATNIKOV, M. on SCOPUS See more information about RATNIKOV, M. on Web of Science
 
View the paper record and citations in View the paper record and citations in Google Scholar
Click to see author's profile in See more information about the author on SCOPUS SCOPUS, See more information about the author on IEEE Xplore IEEE Xplore, See more information about the author on Web of Science Web of Science

Download PDF pdficon (933 KB) | Citation | Downloads: 475 | Views: 2,680

Author keywords
field programmable gate arrays, design for testability, automatic testing, cyclic redundancy check codes, error correction codes

References keywords
fpga(13), testing(9), test(7), fpgas(6), fault(6), diagnosis(6), technology(5), design(5), systems(4), science(4)
Blue keywords are present in both the references section and the paper title.

About this article
Date of Publication: 2014-05-31
Volume 14, Issue 2, Year 2014, On page(s): 57 - 62
ISSN: 1582-7445, e-ISSN: 1844-7600
Digital Object Identifier: 10.4316/AECE.2014.02010
Web of Science Accession Number: 000340868100010
SCOPUS ID: 84901841977

Abstract
Quick view
Full text preview
This article approaches the solution of FPGA testing and research of characteristics at early development stages. The approach offers error-detection code based on universal test firmware. The performed test firmware based on CRC and Hamming codes detect single and multiple faults, and locate fault place (for Hamming code based test firmware).


References | Cited By  «-- Click to see who has cited this paper

[1] B. Pratt, M. Caffrey, P. Graham, K. Morgan, M. Wirthlin, "Improving FPGA Design Robustness with Partial TMR," IRPS 2006.

[2] D. V. Bobrovsky, O.A. Kalashnikov, P.V.Nekrasov, "Functional Control Technique for FPGA Total Ionizing Dose Testing," Proceedings of the Conference RADECS-2012.

[3] R. N. Williams. A Painless Guide to CRC Error Detection Algorithms. Rocksoft Pty Ltd., Australia, 1993.

[4] P. P. Shirvani, E. J. McCluskey, "Fault-Tolerant Systems in a Space Environment: The CRC ARGOS Project," CRC Technical Report No. 98-2 (CSL TR No. 98-774), December 1998, Center For Reliable Computing, Computer Systems Laboratory, Departments of Electrical Engineering and Computer Science, Stanford University, Stanford, California 94305.

[5] IEEE Standard for SystemVerilog— Unified Hardware Design, Specification, and Verification Language, The Institute of Electrical and Electronics Engineers, Inc. 3 Park Avenue, New York, NY 10016-5997, USA, 2005.

[6] K. Arshak, E. Jafer, C. Ibala, "Testing FPGA based digital system using XILINX ChipScope logic analyzer," in Electronics Technology. ISSE '06, pp. 355-360, May 10-14, 2006.
[CrossRef] [SCOPUS Times Cited 21]


[7] K. S. Morgan, D. E. Johnson, B. H. Pratt, M. J. Wirthlin, M. P. Caffrey, P. S. Graham, "SEU Induced Error Propagation in FPGAs," in Proceedings of NSREC Conference, Seattle, WA, July 11-15, 2005, Brigham Young University, 459 CB Provo, UT 84602, Los Alamos National Laboratory, Los Alamos, NM 87545.

[8] H. H. Schmit, S. Cadamni, M. Moe, S.C. Goldstein, "Pipeline Reconfigurable FPGAs," Journal of VLSI Signal Processing Systems 24, Kluwer Academic Publishers, pp. 129-146, 2000.
[CrossRef] [Web of Science Times Cited 10] [SCOPUS Times Cited 12]


[9] M. Abramovici, C. E. Stroud, "BIST-Based Delay-Fault Testing in FPGAs," in Journal of Electronic Testing: Theory and Applications archive, Volume 19 Issue 5, October 2003, pp. 549-558, Kluwer Academic Publishers Norwell, MA, USA
[CrossRef] [Web of Science Times Cited 18] [SCOPUS Times Cited 30]


[10] M. B. Tahoori, "Application-Dependent Diagnosis of FPGAs," in Proceedings of ITC 2004, pp. 645-654, Oct 26-28, 2004,
[CrossRef]


[11] B. F. Dutton, C. E. Stroud, "Built-In Self-Test of Configurable Logic Blocks in Virtex-5 FPGAs," in Proceedings of 41st Southeastern Symposium on System Theory, pp. 230-234, 2009.
[CrossRef] [Web of Science Times Cited 18] [SCOPUS Times Cited 21]


[12] I. G. Harris, Russell Tessier, "Testing and Diagnosis of Interconnect Faults in Cluster-Based FPGA Architectures," in ICCAD'00 Proceedings of 2000 IEEE/ACM International Conference on Computer-aided design, pp. 472-476, IEEE Press Piscataway, NJ, USA ©2000.
[CrossRef] [Web of Science Times Cited 19] [SCOPUS Times Cited 25]


[13] M. Latha, M. Senthilmurugan, "Fault Detection and Fault Diagnosis in SRAM-Based FPGA Using BIST," in IRACST - Engineering Science and Technology: An International Journal (ESTIJ), ISSN: 2250-3498, Vol.2, No. 4, August 2012 609

[14] A. Sarvi, C. A. Sharma, R.F. DeMara, "Bist-Based Group Testing for Diagnosis of Embedded FPGA Cores," ESA, pp. 279-283, CSREA Press, 2008.

[15] K. Babulu, M. K. Kumar, "FPGA Realization of Multiple Fault Diagnosis Technique for Faults in SRAM Based FPGAs," in International Journal of Engineering Science and Innovative Technology (IJESIT), Volume 1, Issue 1, September 2012, 48, ISSN: 2319

[16] M. Rozkovec, J. Jenicheck, Z. Pliva, "Using deterministic test vectors to test FPGA circuit," Proceedings of the 2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), pp. 175-180, 2013.

[17] F. Noorbasha, K. Harikishore, Ch. Hemanth, A. Sivasairam, V. Vijaya Raju, "LFSR Test Pattern For Fault Detection and Diagnosis for FPGA CLB Cells," International Journal of Advances in Engineering & Technology, ISSN: 2231-1963, 240, Vol. 3, Issue 1, pp. 240-246, March 2012.

[18] C.-F. Wu, C.-W. Wu, "Testing and Diagnosing Dynamic Reconfigurable FPGA," VLSI Design, Volume 10, Issue 3, pp. 321-333, 2000.

[19] M. G. Gericota , G. R. Alves , M. L. Silva , J. M. Ferreira, "Active Replication: Towards a Truly SRAM-Based FPGA On-Line Concurrent Testing," Proceedings of the Proceedings of The Eighth IEEE International On-Line Testing Workshop (IOLTW'02), p.165, July 08-10, 2002
[CrossRef] [Web of Science Times Cited 8] [SCOPUS Times Cited 14]


[20] Y.-B. Liao, P. Li, A.-W. Ruan, Y.-W. Wang, W.-C. Li, "A HW/SW Co-Verification Technique for FPGA Test," Journal of Electronic Science and Technology of China, Vol. 7, No. 4, 390, December 2009.
[CrossRef] [SCOPUS Times Cited 9]


[21] Y.-C. Chiu, B. Tarun, S. Ye, P.-I Yeh, P.-A. Shen, "The FPGA test system. Project Final Report," Group 5, University of Southern California, December 2010.



References Weight

Web of Science® Citations for all references: 73 TCR
SCOPUS® Citations for all references: 132 TCR

Web of Science® Average Citations per reference: 3 ACR
SCOPUS® Average Citations per reference: 6 ACR

TCR = Total Citations for References / ACR = Average Citations per Reference

We introduced in 2010 - for the first time in scientific publishing, the term "References Weight", as a quantitative indication of the quality ... Read more

Citations for references updated on 2021-11-24 06:24 in 54 seconds.




Note1: Web of Science® is a registered trademark of Clarivate Analytics.
Note2: SCOPUS® is a registered trademark of Elsevier B.V.
Disclaimer: All queries to the respective databases were made by using the DOI record of every reference (where available). Due to technical problems beyond our control, the information is not always accurate. Please use the CrossRef link to visit the respective publisher site.

Copyright ©2001-2021
Faculty of Electrical Engineering and Computer Science
Stefan cel Mare University of Suceava, Romania


All rights reserved: Advances in Electrical and Computer Engineering is a registered trademark of the Stefan cel Mare University of Suceava. No part of this publication may be reproduced, stored in a retrieval system, photocopied, recorded or archived, without the written permission from the Editor. When authors submit their papers for publication, they agree that the copyright for their article be transferred to the Faculty of Electrical Engineering and Computer Science, Stefan cel Mare University of Suceava, Romania, if and only if the articles are accepted for publication. The copyright covers the exclusive rights to reproduce and distribute the article, including reprints and translations.

Permission for other use: The copyright owner's consent does not extend to copying for general distribution, for promotion, for creating new works, or for resale. Specific written permission must be obtained from the Editor for such copying. Direct linking to files hosted on this website is strictly prohibited.

Disclaimer: Whilst every effort is made by the publishers and editorial board to see that no inaccurate or misleading data, opinions or statements appear in this journal, they wish to make it clear that all information and opinions formulated in the articles, as well as linguistic accuracy, are the sole responsibility of the author.




Website loading speed and performance optimization powered by: