2/2018 - 8 |
Expansible Network-on-Chip ArchitecturePIRES, I. L. P. , ALVES, M. A. Z. , ALBINI, L. C. P. |
Extra paper information in |
Click to see author's profile in SCOPUS, IEEE Xplore, Web of Science |
Download PDF (1,347 KB) | Citation | Downloads: 901 | Views: 2,769 |
Author keywords
computer architecture, multiprocessor interconnection, system-on-chip, reconfigurable architectures, wireless networks
References keywords
chip(11), parallel(9), network(8), architecture(6), systems(5), performance(5), circuits(5), specification(4), multi(4), isscc(4)
Blue keywords are present in both the references section and the paper title.
About this article
Date of Publication: 2018-05-31
Volume 18, Issue 2, Year 2018, On page(s): 61 - 68
ISSN: 1582-7445, e-ISSN: 1844-7600
Digital Object Identifier: 10.4316/AECE.2018.02008
Web of Science Accession Number: 000434245000008
SCOPUS ID: 85047879531
Abstract
Interconnection has a great importance to provide a high bandwidth communication among parallel systems. On multi-core context, Network-on-Chip is the default intra-chip interconnection choice, providing low contention and high bandwidth between the processing elements. However, the communication outside the chip commonly uses high performance links which have the entire communication protocol stack overhead. This paper introduces the Expansible NoC concept and architecture, which is formed by wired and wireless NoC components in order to provide a low overhead interconnection for intra-chip and inter-chip communication. ENoC couples both networks with the same simplified protocol, enabling the transmission of parallel messages directly in the NoC level. The ability of identifying new communicant on-the-fly increases its flexibility, expanding the system boundaries every time a new system is connected. The ENoC inter-chip wireless link reaches short distances working at 60 GHz with Orthogonal Frequency Division Multiplexing with Quadrature Amplitude Modulation, enabling high bandwidth communication for systems inside a single cluster rack. Experimental evaluations were performed using the Noxim simulator executing computational fluid dynamics benchmark applications. Results show that the proposed architecture improves up to 38% the performance when compared to the newest related work. |
References | | | Cited By |
Web of Science® Times Cited: 4 [View]
View record in Web of Science® [View]
View Related Records® [View]
Updated today
SCOPUS® Times Cited: 5
View record in SCOPUS® [Free preview]
View citations in SCOPUS® [Free preview]
[1] Statistical traffic pattern for mixed torus topology and pathfinder based traffic and thermal aware routing protocol on NoC, Valuskar, Ashish, Shandilya, Madhu, Rajawat, Arvind, Integration, ISSN 0167-9260, Issue , 2022.
Digital Object Identifier: 10.1016/j.vlsi.2022.06.009 [CrossRef]
[2] Scalable THz Network-On-Chip Architecture for Multichip Systems, Tahanian, Esmaeel, Tajary, Alireza, Rezvani, Mohsen, Fateh, Mansoor, Suseendran, G., Journal of Computer Networks and Communications, ISSN 2090-715X, Issue , 2020.
Digital Object Identifier: 10.1155/2020/8823938 [CrossRef]
[3] The exploration of an automatic detection method for the wind-storage and combined power generation monitoring system, Zhao, Jinxiong, Zhao, Bo, Zhang, Yanbin, Li, Zhiru, Yuan, Hui, Li, Shulin, Bai, Runqing, , ISBN , Issue , 2019.
Digital Object Identifier: 10.1063/1.5089073 [CrossRef]
[4] A Novel Wireless Network-on-Chip Architecture for Multicore Systems, Tahanian, Esmaeel, Rezvani, Mohsen, Fateh, Mansoor, 2021 26th International Computer Conference, Computer Society of Iran (CSICC), ISBN 978-1-6654-1241-4, 2021.
Digital Object Identifier: 10.1109/CSICC52343.2021.9420564 [CrossRef]
Disclaimer: All information displayed above was retrieved by using remote connections to respective databases. For the best user experience, we update all data by using background processes, and use caches in order to reduce the load on the servers we retrieve the information from. As we have no control on the availability of the database servers and sometimes the Internet connectivity may be affected, we do not guarantee the information is correct or complete. For the most accurate data, please always consult the database sites directly. Some external links require authentication or an institutional subscription.
Web of Science® is a registered trademark of Clarivate Analytics, Scopus® is a registered trademark of Elsevier B.V., other product names, company names, brand names, trademarks and logos are the property of their respective owners.
Faculty of Electrical Engineering and Computer Science
Stefan cel Mare University of Suceava, Romania
All rights reserved: Advances in Electrical and Computer Engineering is a registered trademark of the Stefan cel Mare University of Suceava. No part of this publication may be reproduced, stored in a retrieval system, photocopied, recorded or archived, without the written permission from the Editor. When authors submit their papers for publication, they agree that the copyright for their article be transferred to the Faculty of Electrical Engineering and Computer Science, Stefan cel Mare University of Suceava, Romania, if and only if the articles are accepted for publication. The copyright covers the exclusive rights to reproduce and distribute the article, including reprints and translations.
Permission for other use: The copyright owner's consent does not extend to copying for general distribution, for promotion, for creating new works, or for resale. Specific written permission must be obtained from the Editor for such copying. Direct linking to files hosted on this website is strictly prohibited.
Disclaimer: Whilst every effort is made by the publishers and editorial board to see that no inaccurate or misleading data, opinions or statements appear in this journal, they wish to make it clear that all information and opinions formulated in the articles, as well as linguistic accuracy, are the sole responsibility of the author.